Researchers are exploring new computer architecture designs at the RTL level. Using open-source hardware tools—such as Chisel, Verilator, cocotb, Yosys, OpenROAD, and Chipyard—the team is carrying out design, simulation, synthesis, and layout tasks to evaluate key characteristics, including performance, power, area, and other properties.